INTRODUCTION
Increased low-frequency noise (LFN) is one of the substantial issues in aggressively scaled MOSFETs with high-k gate dielectric. The study of this type of noise is one of the key tools for analysis of defects in the gate materials [1] - [3] . The 1/f noise in high-k devices is mostly caused by the traps located in the high-k layer or at the high-k dielectric and channel interface [4] - [7] . To get a better oxide interface quality, an interfacial layer (IL) is grown between the high-k and the underlying semiconductor [7] [8] . The thickness of this IL influences the level of noise significantly [9] [10] . The reported LFN in novel gate stacks follows the unified correlated mobility and number fluctuations [1] . This model is based on the theory that the traps not only cause number fluctuations by filling and emptying of charge carriers, but also contribute to mobility fluctuations through scattering effects of the fluctuating oxide charge. The unified model has been modified since it was introduced by K. Hung et al to fit the high-k technology by B. Min et al [10] . In multilayer gate stacks, the effect of different gate layers needs to be also considered in the noise model. The final model shows that in devices with thin IL the noise level increases as traps contribute from both the IL and the high-k layer. At the point when the IL is very thin, the interface layer traps become negligible comparing to the high-k layer traps. A useful method to evaluate noise in multilayer gate stacks is to study the gate noise [9] . In Si transistors with high-k gate stacks, SiON interlayers are most widely used. In case of SiO x , the IL can be deposited with different techniques. The ex situ method is growing an oxide layer thermally and etching back to reach to the required thickness. The IL can be also formed in situ, in the same ALD that is used for depositing high-k dielectrics. In this method, oxidizing agents, based on ozone with a few tweaks, are exposed to the Si substrate at low temperature which forms uniform IL layers [11] . Since the IL and high-k deposition is carried out in the same equipment, the wafer will be less contaminated comparing to the ex situ methods as it will not be exposed to air in between the depositions [12] . The purpose of the paper is to investigate the LFN in HfO 2 MOSFETs with different SiO x interfacial layer thicknesses which were fabricated with different techniques. Section II contains the device fabrication steps. In section III, experimental details are explained. The results are reported and discussed in section IV. Finally, the work is concluded in section V.
II. DEVICE FABRICATION
Devices were fabricated on bulk Si (100 mm), p-type (B doped) wafers. The fabrication was performed in a gate last process with different gate stack compositions. Dummy gates were used as a mask to form source and drain regions with Nwell and P-well doping levels of 10 17 cm -3 . To prevent any native oxide formation, the samples were cleaned in H 2 SO 4 :H 2 O 2 , followed by HF dip and rinse/dry. In the reference wafer the IL was grown with an ex situ method, starting with conventional dry oxidation at 750°C followed by timed etch in a diluted HF chemistry. In the three other wafers ILs were fabricated in situ, through chemical processes in an ALD reactor. 2 O oxidation was applied at 1mbar reactor pressure and 350°C reactor temperature. Finally, the last wafer was exposed to the same oxidation flows as the previous wafer for 5seconds followed by 5seconds Ar purge, in which the two steps were repeated in the oxidation period. The IL formation steps in these wafers are summarized in Table I . IL thicknesses are derived through Equivalent Oxide Thickness (EOT) values which were calculated through CV measurements and corrected for inversion capacitance per unit area [13] . The gate stack fabrication was continued with 3.5 nm HfO 2 and TiN/TiW deposition. In the next step, the deposition of SiO 2 /SiN stack (25/27 nm) as a passivation layer was performed by PECVD followed by TiN/TiW/Al stack (10/100/500 nm) deposition by sputtering. Finally FGA in 10% H 2 /N 2 at 400°C was performed for 30 min [12] .
III. EXPERIMENTAL DETAILS
Low frequency noise studies were carried out on nMOS transistors with W=10µm L=3 and L=10 µm, in the linear region (V DS =50 mV). The gate voltage V G varied between 0.6 V to 1.2 V. On-wafer noise measurements were acquired by a spectrum analyzer and a Programmable Biasing Amplifier (PBA) with an external low noise power supply. DC properties of these devices such as gate leakage, transconductance g m and threshold voltage V t were extracted with a Keithly 4200-SCS parameter analyzer. DC measurements of these samples show reasonable I D -V G characteristics depicted in Fig 2. The oncurrent of these devices vary between 60 µA and 80 µA. All devices show good subthreshold slope, however the the subthreshold slope of the O 3 wafer is influenced by high leakage current. Leakage current measurements exhibit fairly low gate leakage current density (I G ≈10 -3 A/cm 2 ) at threshold voltage for the ex situ wafer [15] , but rather higher leakage in in situ wafers. In the noise measurements V G was limited so that the drain current was always one magnitude larger than the gate current.
The threshold voltages vary between 0.6V to 0.9V. Most devices showed a positive threshold voltage shift around 10mV at room temperature after the noise measurements. This shift was even observed after an IV sweep with the parameter analyzer. The shift is shown to be due to charging of the traps in HfO 2 [14] .
During the noise measurements, as the device was under gate bias for a continuous time, a large degradation in the gate oxide was observed. In some samples it even led to device damage. This was shown as a sudden increase in the noise spectrum. The increased noise was not 1/f type but rather close to 1/f 2 . This problem was mostly observed in the O 3 wafer which has a very thin interlayer. In order to remove any influence of the degraded gate current, IV measurements were performed both before and after LFN measurements. Those devices which were degraded were excluded from the noise studies. It is shown that the normalized noise follows (g m /I d ) 2 closely which verifies the correlated mobility and number fluctuation noise mechanism in these devices. The devices on two different dies with different gate lengths are compared.
IV. RESULTS AND DISCUSSION
The normalized drain noise data at f=10Hz over drain current is shown in Fig. 5 for gate lengths (L=3 µm and L=10µm) on the etchback wafer. The plots of two different dies overlap well which confirms the reproducibility of the data. Higher normalized drain noise is observed in the shorter transistors as LFN noise increases inversely with device area.
In Fig. 6 , the input referred voltage spectral density S vg =S id /g m 2 at f=10Hz as a function of gate voltage overdrive (V GS -V T ) is depicted. The results determine fairly close lowfrequency noise level for all four wafers, although some sensitivity to IL thickness is observed [10] .
The effective density of traps has been extracted from the input referred voltage spectral density at f= 10 Hz using this equation [2] Where α t is the tunneling parameter, C EOT the gate-dielectric capacitance per unit area, k the Boltzmann's constant and T the absolute temperature. Since g m depends on the gate voltage overdrive, g m = I D / (V GS -V t ) is assumed in equation (1) . We have assumed α t =0.5×10 8 cm -1 for HfO 2 [16] . The extracted N t from extrapolation of the experimental data is shown in Fig. 7 [19] . Moreover, these in situ wafers show lower N t in comparison with reported ex situ chemical oxide wafers [6] [14] . The variation observed in N t can be partly due to traps in the IL and different quality HfO 2 samples. 
